This wiki site will be offline Weds, July 6th, 2022, from 5:30-8:30 PM CDT in order to upgrade Confluence
Child pages
  • Evaluation of OpenCL design flow for Altera/Intel FPGAs
Skip to end of metadata
Go to start of metadata

Evaluation of OpenCL design flow for Altera/Intel FPGAs

  • People
    • PI: Kindratenko
    • Users: kindr, rrthakk2, hequ2
  • Dates
    • Start date: 02/2017
    • End date: TBD
  • Platform(s)
  • Description
    • Objective
      • Study OpenCL FPGA design flow. Port sample applications and evaluate design flow maturity and ease of use.
    • Abstract
  • Status
  • Open issues
    • need license to compile for actual hardware

Main -> Projects

Contact us

Request access to ISL resources: Application

Contact ISL staff: Email Address

Visit: NCSA, room 30305E

  • No labels