You are viewing an old version of this page. View the current version.
Compare with Current
View Page History
« Previous
Version 3
Next »
Evaluation of OpenCL design flow for Altera/Intel FPGAs
- People
- PI: Kindratenko
- Users: kindr, rrthakk2, hequ2
- Dates
- Start date: 02/2017
- End date: TBD
- Platform(s)
- Description
- Objective
- Study OpenCL FPGA design flow. Port sample applications and evaluate design flow maturity and ease of use.
- Abstract
- Status
- 03/09/17
- Work in progress. hequ2 and rrthakk2 are re-working on two different applications to OpenCL.
- Open issues
- need license to compile for actual hardware