- This line was added.
- This line was removed.
- Formatting was changed.
Evaluation of OpenCL design flow for Altera/Intel FPGAs
- PI: Kindratenko
- Users: kindr, rrthakk2, hequ2
- Start date: 02/2017
- End date: TBD
- Study OpenCL FPGA design flow. Port sample applications and evaluate design flow maturity and ease of use.
- Work in progress. hequ2 and rrthakk2 are re-working on two different applications to OpenCL.
- Open issues
- need license to compile for actual hardware