Evaluation of OpenCL design flow for Altera/Intel FPGAs
- People
- PI: Kindratenko
- Users: kindr, rrthakk2, hequ2
- Dates
- Start date: 02/2017
- End date: TBD
- PI: Kindratenko
- Users: kindr, rrthakk2, hequ2
- Platform(s)
- DescriptionObjective:
- Study OpenCL FPGA design flow. Port sample applications and evaluate design flow maturity and ease of use.
- Platform(s): Ac33
- StatusCurrent status
- 03/09/17: hequ2
- hequ2 and rrthakk2 are re-working on two different applications to OpenCL.
- Open issues
- need license to compile for actual hardware
{"serverDuration": 78, "requestCorrelationId": "4884c51ed56ae0c1"}