You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 4 Current »

ImplementationLines of codeTime to compile for emulationTime to debug codeTime to Optimize

OpenCL

Host: .cpp          Kernel: .cl

Host: 131

Kernel: 31

Total Time: 6hours approx.

Host: 4hours approx.

Kernel: 3hours approx.

This time includes the time taken to write and successfully compile the code.  Does not include the time to remove logical errors.

Total Time: 15 hours approx.

Host: 6hours approx.

Kernel: 4hours approx.

This time includes the time taken to remove logical errors, to understand how to create .exe and .xclbin file and how to force SW_Emulation on SDx. Also includes the time taken to perform multiple test iterations until the right output was achieved


Vivado HLSTop Level Design Function and Test Bench: 126 

Total Time: 4hours approx.

Time to debug: 2hours approx.
Verilog



  • No labels