Skip to end of metadata
Go to start of metadata

You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 2 Next »

System Description

Host name: nano.ncsa.illinois.edu

Hardware

  • TYAN FT72-B7015 board
    • 2x X5680 Intel Xeon 3.33 GHz (Westmere-EP) hexa-core CPU
    • 12 GB DDR3
    • 8 PCI-E 2.0 ports, switched
  • 7x NVIDIA Tesla C2050s
    • 448 cores
    • 2.5 GB GDDR5
  • 1x NVIDIA Tesla M2090
    • 512 cores
    • 5 GB GDDR5
  • 1x 300GB and 1x 1 TB HDDs

Software

  • CentOS 7
  • CUDA 8.0
  • PGI 16.10
  • Intel FPGA OpenCL 16.1
    • emulation environment only

 

Need pictures

Projects

1. Evaluation of OpenCL design flow for Altera/Intel FPGAs

  • Start date: 02/2017
  • End date: TBD
  • PI: Kindratenko
    • Users: kindr, rrthakk2, hequ2
  • Objective: Study OpenCL FPGA design flow. Port sample applications and evaluate design flow maturity and ease of use.
  • Current status
    • 03/09/17: Work in progress.  hequ2 and rrthakk2 are re-working two different applications to OpenCL.
  • Open issues
    • need license to compile for actual hardware

2. DISSCO parallel code testing platform

  • Start date: 03/2017
  • End date: TBD
  • PI: Sever Tipei
    • Users: sever
  • Objective: Provide platform for infrequent testing of parallel version of DISSCO software.
  • Current status
    • 03/09/17: Access granted.
  • Open issues
  • No labels