


# Enabling Highly-Scalable Remote Memory Access Programming with MPI-3 One Sided

ROBERT GERSTENBERGER, MACIEJ BESTA, TORSTEN HOEFLER



# MPI-3.0 RMA

- MPI-3.0 supports RMA (“MPI One Sided”)
  - Designed to react to hardware trends
  - Majority of HPC networks support RDMA




# MPI-3.0 RMA

- MPI-3.0 supports RMA (“MPI One Sided”)
  - Designed to react to hardware trends
  - Majority of HPC networks support RDMA



# MPI-3.0 RMA



- MPI-3.0 supports RMA (“MPI One Sided”)
  - Designed to react to hardware trends
  - Majority of HPC networks support RDMA




# MPI-3.0 RMA




- MPI-3.0 supports RMA (“MPI One Sided”)
  - Designed to react to hardware trends
  - Majority of HPC networks support RDMA
- Communication is „one sided” (no involvement of destination)
- RMA decouples communication & synchronization
  - Different from message passing




# PRESENTATION OVERVIEW




1. Overview of three MPI-3 RMA concepts




2. MPI window creation



3. Communication




4. Synchronization




5. Application evaluation

# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA COMMUNICATION OVERVIEW







# MPI-3 RMA COMMUNICATION OVERVIEW



# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

## Active Target Mode



Fence



Post/Start/  
Complete/Wait


● Active process

● Passive process


■ Synchroni-  
zation

← Communi-  
cation

## Passive Target Mode




Lock




Lock All

# MPI-3.0 RMA SYNCHRONIZATION OVERVIEW




# MPI-3.0 RMA SYNCHRONIZATION OVERVIEW




# MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

## Active Target Mode



Fence



Post/Start/  
Complete/Wait


● Active process

● Passive process


■ Synchroni-  
zation

← Communi-  
cation

## Passive Target Mode




Lock



Lock All

# MPI-3.0 RMA SYNCHRONIZATION OVERVIEW






# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)


# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)




# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION


- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization



Window creation



Communication



Synchronization

# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM, a portable Linux kernel module

**Scalable Parallel Computing Lab**

Home  
People  
Jobs  
Thesis Topics  
Publications  
Research  
Parallel Programming  
CoMPier  
NB Collectives  
MPI Datatypes  
MPI Topologies  
foMPI  
cDAG  
Performance  
Scalable Networking  
Teaching  
Contact

**foMPI: A Fast One-Sided MPI-3.0 Implementation**

**Motivation**  
Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities at the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:

1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g., if it avoids additional copies of eager messages
3. space by removing the need for receiver buffering


The MPI Forum set out to define a portable library interface to RMA programming. This new interface in [MPI-3.0](#) extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.

**Implementation**  
We introduce our implementation foMPI (fast one-sided MPI) as fully functional MPI-3.0 RMA

**Tweets**

Torsten Hoefler @thoefler 3 Nov  
Interested in modern HPC programming? Check out our Advanced MPI tutorial @Supercomputing1  
http://inf.ethz.ch/blog/index.php/MPI-2.2,MPI-3 and more!  
Retweeted by SPCL@ETH

SPCL@ETH @spcl\_eth 27 Oct  
Congratulations to Bogdan to his new work on pattern-specific routing on fat trees that will speed up MPI



# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
  
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM, a portable Linux kernel module

**Scalable Parallel Computing Lab**

Home  
People  
Jobs  
Thesis Topics  
Publications

**Research**

Parallel Programming  
CoMPier  
NB Collectives  
MPI Datatypes  
MPI Topologies  
foMPI  
cDAG

Performance  
Scalable Networking  
Teaching  
Contact

**foMPI: A Fast One-Sided MPI-3.0 Implementation**

**Motivation**

Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities at the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:

1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g., if it avoids additional copies of eager messages
3. space by removing the need for receiver buffering

The MPI Forum set out to define a portable library interface to RMA programming. This new interface in [MPI-3.0](#) extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.


**Implementation**

We introduce our implementation foMPI (fast one-sided MPI) as fully functional MPI-3.0 RMA

**Tweets**

Torsten Hoefler @thoefler 3 Nov  
Interested in modern HPC programming? Check out our Advanced MPI tutorial @Supercomputing1 http://inf.ethz.ch/blog/index.php/MPI-2.2,MPI-3 and more!  
Retweeted by SPCL@ETH

SPCL@ETH @spcl\_eth 27 Oct  
Congratulations to Bogdan to his new work on pattern-specific routing on fat trees that will speed up MPI



# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
  
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM: a portable Linux kernel module

**Scalable Parallel Computing Lab**

Home  
People  
Jobs  
Thesis Topics  
Publications  
Research  
Parallel Programming  
CoMPier  
NB Collectives  
MPI Datatypes  
MPI Topologies  
foMPI  
cDAG  
Performance  
Scalable Networking  
Teaching  
Contact

**foMPI: A Fast One-Sided MPI-3.0 Implementation**


**Motivation**  
Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities at the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:  
 1. time by avoiding message matching and synchronization overheads  
 2. energy by reducing data-movement, e.g., if it avoids additional copies of eager messages  
 3. space by removing the need for receiver buffering  
 The MPI Forum set out to define a portable library interface to RMA programming. This new interface in [MPI-3.0](#) extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.

**Implementation**  
We introduce our implementation foMPI (fast one-sided MPI) as fully functional MPI-3.0 RMA

**Tweets**


Torsten Hoefler @thoefler 3 Nov  
Interested in modern HPC programming? Check out our Advanced MPI tutorial @Supercomputing1 http://inf.ethz.ch/blog/index.php/MPI-2.2,MPI-3 and more!  
Retweeted by SPCL@ETH Expand

SPCL@ETH @spcl\_eth 27 Oct  
Congratulations to Bogdan to his new work on pattern-specific routing on fat trees that will speed up MPI



# PART 1: SCALABLE WINDOW CREATION

## Traditional windows




$p$  = total number  
of processes

backwards compatible  
(MPI-2)

Time bound:  $\mathcal{O}(\log p)$   
Memory bound:  $\mathcal{O}(p)$

# PART 1: SCALABLE WINDOW CREATION

## Allocated windows



$p$  = total number  
of processes


Allows MPI  
to allocate memory

Time bound:  $\mathcal{O}(\log p)$  (whp)  
Memory bound:  $\mathcal{O}(1)$



# PART 1: SCALABLE WINDOW CREATION

## Dynamic windows






$p$  = total number  
of processes

Local attach/detach  
Most flexible

Time bound:  $\mathcal{O}(\log p)$   
Memory bound:  $\mathcal{O}(p)$


## PART 2: COMMUNICATION

- Put and Get:
  - Direct DMAPP put and get operations or local (blocking) memcpy (XPMEM)
- Accumulate:
  - DMAPP atomic operations for 64Bit types
  - ...or fall back to remote locking protocol
- MPI datatype handling with MPITypes library [1]
  - Fast path for contiguous data transfers of common intrinsic datatypes (e.g., MPI\_DOUBLE)






# PERFORMANCE INTER-NODE: LATENCY

## Put Inter-Node






## Get Inter-Node





# PERFORMANCE INTRA-NODE: LATENCY

## Put/Get Intra-Node




# PERFORMANCE: OVERLAP

Inter-Node Overlap in %




Useful for, e.g., scientific codes:

AWM-Olsen  
seismic




3D FFT





MILC

$$\frac{1}{\sqrt{2}} |\text{cat}\rangle + \frac{1}{\sqrt{2}} |\text{dog}\rangle$$



# PERFORMANCE: MESSAGE RATE




## Inter-Node



## Intra-Node



# PERFORMANCE: ATOMICS




**hardware-  
accelerated  
protocol:**  
*lower latency*

**fall-back  
protocol:**  
*higher  
bandwidth*


**proprietary**

# PART 3: SYNCHRONIZATION

## Active Target Mode



Fence




Post/Start/  
Complete/Wait

- Active process
- Passive process


Synchroni-  
zation

← Communi-  
cation

## Passive Target Mode



Lock




Lock All



# SCALABLE FENCE IMPLEMENTATION


- Collective call
- Completes all outstanding memory operations



```
int MPI_win_fence(...) {  
    asm( mfence );  
    dmapp_gsync_wait();  
    MPI_Barrier(...);  
    return MPI_SUCCESS;  
}
```

# SCALABLE FENCE IMPLEMENTATION

- Collective call
- Completes all outstanding memory operations




```
int MPI_win_fence(...) {  
    asm( mfence );  
    dmapp_gsync_wait();  
    MPI_Barrier(...);  
    return MPI_SUCCESS;  
}
```

Local completion  
(XPMEM)

# SCALABLE FENCE IMPLEMENTATION

- Collective call
- Completes all outstanding memory operations




```
int MPI_win_fence(...) {  
    asm( mfence );  
    dmapp_gsync_wait();  
    MPI_Barrier(...);  
    return MPI_SUCCESS;  
}
```

Remote completion  
(DMAPP)

# SCALABLE FENCE IMPLEMENTATION


- Collective call
- Completes all outstanding memory operations



```
int MPI_win_fence(...) {  
    asm( mfence );  
    dmapp_gsync_wait();  
    MPI_Barrier(...);  
    return MPI_SUCCESS;  
}
```

Global  
completion

# SCALABLE FENCE PERFORMANCE



90%  
faster


Time bound

$\mathcal{O}(\log p)$


Memory bound

$\mathcal{O}(1)$

# PSCW SYNCHRONIZATION




# PSCW SYNCHRONIZATION



# PSCW SCALABLE POST/START MATCHING


- In general, there can be  $n$  *posting* and  $m$  *starting* processes
- In this example there is one *posting* and 4 *starting* processes






# PSCW SCALABLE POST/START MATCHING

- In general, there can be  $n$  *posting* and  $m$  *starting* processes
- In this example there is one *posting* and 4 *starting* processes




# PSCW SCALABLE POST/START MATCHING

- Each starting process has a local list




# PSCW SCALABLE POST/START MATCHING

- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list




# PSCW SCALABLE POST/START MATCHING

- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list




# PSCW SCALABLE POST/START MATCHING

- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list




# PSCW SCALABLE POST/START MATCHING

- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list




# PSCW SCALABLE POST/START MATCHING

- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list



# PSCW SCALABLE POST/START MATCHING


- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list






# PSCW SCALABLE POST/START MATCHING

- *Posting* process  $i$  adds its rank  $i$  to a list at each *starting* process  $j_1, \dots, j_4$
- Each *starting* process  $j$  waits until the rank of the *posting* process  $i$  is present in its local list




# PSCW SCALABLE COMPLETE/WAIT MATCHING

- Each *starting* process increments a counter stored at the *posting* process




# PSCW SCALABLE COMPLETE/WAIT MATCHING

- Each *starting* process increments a counter stored at the *posting* process




# PSCW SCALABLE COMPLETE/WAIT MATCHING

- Each *starting* process increments a counter stored at the *posting* process




# PSCW SCALABLE COMPLETE/WAIT MATCHING

- Each *starting* process increments a counter stored at the *posting* process



# PSCW SCALABLE COMPLETE/WAIT MATCHING

- Each *starting* process increments a counter stored at the *posting* process
- When the counter is equal to the number of *starting* processes, the *posting* process returns from wait



# PSCW PERFORMANCE



## Time bound

$$\mathcal{P}_{start} = \mathcal{P}_{wait} = \mathcal{O}(1)$$


$$\mathcal{P}_{post} = \mathcal{P}_{complete} = \mathcal{O}(\log p)$$

## Memory bound


$\mathcal{O}(\log p)$  (for scalable programs)



# SCALABLE LOCK SYNCHRONIZATION




Lock/Unlock  
(shared/exclusive)




Lock All  
(always shared)

- Active process
- Passive process

## Master Process




Shared Counter Exclusive Bit



Shared Counter Exclusive Bit

...




Shared Counter Exclusive Bit 56

## Two-level lock hierarchy:




# EXCLUSIVE LOCAL LOCK: TWO PHASES

- PHASE 1: increment the global exclusive counter  
(Invariant 1: no global shared lock held concurrently)




# EXCLUSIVE LOCAL LOCK: TWO PHASES

- PHASE 1: increment the global exclusive counter  
(Invariant 1: no global shared lock held concurrently)




# EXCLUSIVE LOCAL LOCK: TWO PHASES

- PHASE 1: increment the global exclusive counter  
(Invariant 2: no local shared/exclusive lock held concurrently)




# SHARED GLOBAL LOCK: ONE PHASE

- Increment global shared counter  
(Invariant: no local exclusive lock is held concurrently)



# SHARED GLOBAL LOCK: ONE PHASE

- Increment global shared counter  
(Invariant: no local exclusive lock is held concurrently)




- Constant number of operations for  $p$  processes 😊

# FLUSH SYNCHRONIZATION

Time bound	$O(1)$
Memory bound	$O(1)$


- Guarantees remote completion
- Issues a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path



# FLUSH SYNCHRONIZATION

Time bound	$O(1)$
Memory bound	$O(1)$

- Guarantees remote completion
- Issues a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path




# PERFORMANCE

- Evaluation on Blue Waters System
  - 22,640 computing Cray XE6 nodes
  - 724,480 schedulable cores
- All microbenchmarks
- 4 applications
- One nearly full-scale run 😊





# PERFORMANCE: MOTIF APPLICATIONS

## Key/Value Store: Random Inserts per Second




## Dynamic Sparse Data Exchange (DSDE) with 6 neighbors



# PERFORMANCE: APPLICATIONS


Annotations represent performance gain of foMPI over Cray MPI-1.

## NAS 3D FFT [1] Performance



scale  
to 65k procs


## MILC [2] Application Execution Time



scale  
to 512k procs


# CONCLUSIONS & SUMMARY

# CONCLUSIONS & SUMMARY




## 1. MPI window creation routines

# CONCLUSIONS & SUMMARY



## 1. MPI window creation routines



## 2. Non-atomic & atomic communication

# CONCLUSIONS & SUMMARY

**PSCW Scalable Post/Start Matching**

- In general, there can be  $n$  *posting* and  $m$  *starting* processes
- In this example there is one *posting* and 4 *starting* processes

Starting processes  
(access remote window)

## 3. Fence / PSCW


**PART 1: SCALABLE WINDOW CREATION**  
Traditional windows

$p$  = total number of processes

backwards compatible (MPI-2)

Time bound:  $O(\log p)$   
Memory bound:  $O(p)$

## 1. MPI window creation routines



## 2. Non-atomic & atomic communication

# CONCLUSIONS & SUMMARY

### PSCW Scalable Post/Start Matching

- In general, there can be  $n$  posting and  $m$  starting processes
- In this example there is one posting and 4 starting processes

Starting processes (access remote window)

3. Fence / PSCW

### PART 1: SCALABLE WINDOW CREATION

Traditional windows

$p$  = total number of processes

1. MPI window  
rou

### MPI-3 RMA COMMUNICATION OVERVIEW

& atomic  
cation

### EXCLUSIVE LOCAL LOCK: TWO PHASES

- PHASE 1: increment the global exclusive counter (Invariant 1: no global shared lock held concurrently)

4. Locks

# CONCLUSIONS & SUMMARY

### PCSW Scalable Post/Start Matching

- In general, there can be  $n$  *posting* and  $m$  *starting* processes
- In this example there is one *posting* and 4 *starting* processes

### PART 1: SCALABLE WINDOW CREATION


Traditional windows

### MPI-3 RMA COMMUNICATION OVERVIEW

### EXCLUSIVE LOCAL LOCK: TWO PHASES

PHASE 1: increment the global exclusive counter (no global shared lock held concurrently)

PHASE 2: ...



Useful for, e.g., scientific codes:

- AWM-Olsen seismic
- MILC
- 3D FFT

$$\frac{1}{\sqrt{2}} \left( \begin{matrix} 1 \\ 1 \end{matrix} \right) + \frac{1}{\sqrt{2}} \left( \begin{matrix} 1 \\ -1 \end{matrix} \right)$$

## 4. Locks

## 5. foMPI reference implementation



# CONCLUSIONS & SUMMARY




**PSCW Scalable Post/Start Matching**

- In general, there can be  $n$  *posting* and  $m$  *starting* processes
- In this example there is one *posting* and 4 *starting* processes

## PERFORMANCE: APPLICATIONS

Annotations represent performance gain of foMPI over Cray MPI-1.

### 3. PERFORMANCE: O



scale to 65k procs

scale to 512k procs

[1] Nishtala et al. Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09  
[2] Shan et al. Accelerating applications at scale using one-sided communication. PGAS'12

5. foMPI reference implementation

6. Application implementation & evaluation

# CONCLUSIONS & SUMMARY

ETH zürich spcl.inf.ethz.ch @spcl\_eth

## PERFORMANCE MODELLING

Performance functions for synchronization protocols

Fence	$\mathcal{P}_{fence} = 2.9\mu s \cdot \log_2(p)$
PSCW	$\mathcal{P}_{start} = 0.7\mu s, \mathcal{P}_{wait} = 1.8\mu s$ $\mathcal{P}_{post} = \mathcal{P}_{complete} = 350ns \cdot k$
Locks	$\mathcal{P}_{lock,excl} = 5.4\mu s$ $\mathcal{P}_{lock,shrd} = \mathcal{P}_{lock\_all} = 2.7\mu s$ $\mathcal{P}_{unlock} = \mathcal{P}_{unlock\_all} = 0.4\mu s$ $\mathcal{P}_{flush} = 76ns$ $\mathcal{P}_{sync} = 17ns$


Performance functions for communication protocols

Put/get	$\mathcal{P}_{put} = 0.16ns \cdot s + 1\mu s$ $\mathcal{P}_{get} = 0.17ns \cdot s + 1.9\mu s$
Atomics	$\mathcal{P}_{acc,sum} = 28ns \cdot s + 2.4\mu s$ $\mathcal{P}_{acc,min} = 0.8ns \cdot s + 7.3\mu s$

ETH zürich


### PSCW Scalable Po

- In general, there ca starting processes
- In this example the 4 starting process



scale / to 65k procs

[1] Nishtala et al. Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09  
[2] Shan et al. Accelerating applications at scale using one-sided communication. PGAS'12





6. Application implementation & evaluation






5. foMPI reference implementation

# ACKNOWLEDGMENTS

- Try foMPI yourself:  
[http://spcl.inf.ethz.ch/Research/Parallel\\_Programming/foMPI](http://spcl.inf.ethz.ch/Research/Parallel_Programming/foMPI)
- Ongoing work on DDT (see ACM Students Research Competition Poster)
- Thanks to: Timo Schneider, Greg Bauer, Bill Kramer, Duncan Roweth, Nick Wright, Paul Hargrove (and the whole UPC team) and the MPI Forum RMA WG ...

... and the institutions:





# Thank you for your attention

